High-speed digital acquisition system based on FPGA

Wang Hailong^{1,a,*}, Wang Jianye^{1,b}, Liu Yongcong^{1,c} and Zhang Jialiang^{2,d}

*Corresponding author

Keywords: FPGA; ADC; Data acquisition

Abstract. Data acquisition system is widely used in modern technology. This paper designs a high-speed digital acquisition system based on FPGA. In the design, the FPGA is the core of the control system, control of high speed ADC sampling data, and combining the Altera company's FIR low-pass filtering IP check out data, and convert the data throw the FIFO, and the data stored in a dynamic memory SDRAM, and turn the USB serial port circuit transmission to the computer display and data analysis. The reliability of the system was verified by MATLAB processing.

1. Introduction

With the development of science and technology, data acquisition system has been widely used in more and more fields, such as industrial control, wireless communication, scientific experiment and other fields. At present, the common high-speed data acquisition card in the market is the ISA card or PCI card, the general price is expensive, the installation is inconvenient, and the internal storage speed is slow, which is not conducive to the expansion of development design. The existing high-speed data acquisition card has not been able to meet the requirements of modern science and technology, and it needs more rapid and reliable collection system. Based on the design principles of economy, practicality, simplicity, reliability and safety, this paper proposes a design scheme of data acquisition system based on FPGA which is high speed, high accuracy and low power consumption.

2. Basic theory of data collection

Data acquisition refers to the automatic collection of non-electricity or power signals from sensors and other test equipment and other analog and digital devices to carry out the analysis and processing of the upper computer.

Suppose you take a sample signal x(t) every Δt time. The time interval Δt are called sampling intervals or sampling cycles. Its inverse $1/\Delta t$ is called the sampling frequency, and the unit is the number of samples per second. For the time is $t = 0, 1, \Delta t, 2\Delta t, \cdots$ and so on. The value of x(t) is the sample value. All the value of x(0), $x(\Delta t)$, $x(2\Delta t)$ are sample values. According to the sampling theorem, the lowest sampling frequency must be twice the signal frequency. On the other hand, if a sampling frequency is given, the maximum frequency that can correctly display the signal without distortion is called the Nyquist frequency, which is half the sampling frequency. If the signal contains frequencies higher than the Nyquist frequency, the signal will be distorted between the dc and the Nyquist frequencies.

3. Systematic design

In this design based on FPGA as the main core device, control of high speed ADC sampling data, using Altera corporation provide FIR low-pass filtering IP check out data, and the temporary data

¹ Air Force Engineering University, Air and Missile Defense College, Shanxi Xi'an China

² Air Force Engineering University, Information and Navigation College, Shanxi Xi'an China ^a15339033173@163.com, ^b2415692002@qq.com, ^c1831251422@qq.com, ^dzyxwhl@126.com

exist in the SDRAM memory after filtering, after turn the USB serial port circuit transmission to display on a computer, finally combining with the Matlab software to collect data for analysis. The signal sampling process is shown in figure 1.




Figure 1 signal sampling process

The design mainly includes A/D sampling module, FIR digital filtering module, FPGA control module, SDRAM storage module, and USB switch serial port circuit.

3.1. ADC

The main function of digital-to-analog converter (ADC) is to convert analog signals into digital signals. The chip used in this module is a high-speed AD/DA module launched by the black gold dynamic community. The module consists of two kinds of chips: AD and DA. The sampling rate is fast and the accuracy is high, which is suitable for the high-speed acquisition system.

AD circuit of the module is made up of high speed AD chip, attenuation circuit and signal input interface, including high speed AD chip is introduced by the AD company eight, maximum sampling rate 32 AD9280 chip installed base, the AD chip input range $(0 \sim 2 \text{ v})$. Its internal structure is shown in figure 2.




Figure 2 internal structure of AD9280 chip

The input range of the AD/DA module is -5v \sim +5V (10Vpp), but the input voltage range of the AD9280 chip is (0 \sim 2V). So in order to satisfy the voltage range of the input signal, the signal into AD chip before, first with a piece of AD8056 chips built attenuation circuit, attenuation after input range to meet the AD chip input range (0 \sim 2 V), according to the figure 3 will AD voltage input range is set to 0 \sim 2 V.

Therefore, before the signal enters the AD chip, the attenuation circuit is constructed with a piece of AD8056 chip, which meets the input range of the AD chip $(0 \sim 2V)$, and the transformation formula is as follows:

$$V_{AD} = \frac{1}{5}V_{IN} + 1\tag{1}$$

When the input signal is $V_{in} = 5V$, the input signal to AD is $V_{ad} = 2V$;

When entering a signal $V_{in} = -5V$, the input signal to AD is $V_{ad} = 0V$.




Figure 3 AD8056 attenuation circuit

According to the characteristics of AD9280 chip and AD8056 chip, the ADC sampling circuit as shown in figure 4 is constructed.




Figure 4 ADC sampling circuit

3.2. Peripheral Circuit Cesign of SDRAM controller

In the high speed digital acquisition system, because of the large amount of data collected, it is necessary to select large capacity memory to carry out the data cache.

SDRAM has the advantages of high density, low price and fast reading and writing speed. It is often used in high speed and large capacity data storage.

In this design, in the periphery of the FPGA extended SDRAM chip HY57V2562GTR, its capacity is 256 m bit (16 m * 16 bit), Address A0 - A12, its all signal lines connected to the FPGA are independent, used to store the collection of a large amount of data, its working voltage is 3.3 V, main pin A0 ~ A12 (Address) input pin, DQ0 ~ DQ15 (two-way data port), CKE restaurants did (clock can make), CLK (clock input pin), CS (chip), WE (Write Enable: the Write Enable), RAS (Address selection: a Row Address Select), BA0 ~ BA1 (Bank Address input signal pin), VSS, DQM, VDD pins, etc.

The circuit diagram of the peripheral interface of SDRAM is shown in figure 5:




Figure 5 SDRAM peripheral interface circuit diagram

3.3. The FPGA module

The FPGA system is the core of the data acquisition system, to realize the collection of the signal and control operations such as reading and writing, has the rich logical unit and I/O interface resources, is a highly integrated chips, with internal delay of small, high efficiency, easy to expand, I/O resources are rich, diverse storage, etc.

This is used in the design of FPGA development board Cyclone III EP3C16F484C series.

There are two main functions. One is to generate the clock frequency of the system ADC module, and the other is the acquisition of signal. The maximum sampling frequency of the digital converter is 32 MSPS, the clock frequency of SDRAM is 200 MHZ, because the FPGA system's crystal frequency is 50 MHZ, in order to achieve the highest sampling rate of ADC, using FPGA within the PLL (Phase Locked Loop and phase-locked Loop) by frequency division, frequency doubling or shift needed to implement the modules such as clock frequency.

FPGA acquisition signal work process is: through the signal attenuation circuit under test signal attenuation to the A/D chip input voltage range, adjust clock frequency control by FPGA system sampling A/D chip, the A/D chip output signal input to the acquisition of the FPGA system, finally the FPGA system through the USB serial port in the circuit the signal input to the host system for processing.

4. Implementation of system design

The systems uses the hardware description language Verilog HDL as programming language, through the Quartus II software for FPGA system programming, and write the Testbench test program, combining with ModelSim software simulation test platform of simulation test on the parts.

In order to analyze the accuracy of the sampled data, the data collected is analyzed by MATLAB software.

To collect frequency of 1 MHz, 3V by sine wave signal as an example, the sampling frequency is 32 MHz, serial interface circuit through the USB to upload hexadecimal data, and save it to the TXT text document, for the follow-up of signal analysis and processing. Figure 6 is the result of the experiment




Fig 6 the result of the experiment

The simulation results show that the design is correct.

5. Conclusion

The maximum sampling rate of the FPGA based high-speed acquisition system can reach 32MSPS. The acquisition system has the advantages of fast sampling rate, high accuracy and high universality, and can adjust the number of sensors, channel number, sampling bandwidth and strong universality.

References

- [1] Litwin, L. (2000)FIR and IIR digital filters[J]. Potentials, IEEE, 19(4):28-31
- [2] Xiaodan Zhang, Xiaoying Wang, Chundong Hu, Caichao Jiang, Yahong Ya and Yuanzhe Zhao. (2017)The development of data acquisition and processing application system for RF ion source. Plasma Science and Technology, 19.
- [3] Junzhi Liu. (2013)High-speed broadband data acquisition system based on FPGA. Journal of measurement Science and Instrumentation. 15,223-227.
- [4] Xuying Wang, Yinghua Lu, Likun Zhang. (2006)Design and implementation of high-speed real-time data acquisition system based on FPGA. THE JOURNAL OF CHINA UNIVERSITES OF POSTS AND TELECOMMUNICATIONS.13(4),61-67.
- [5] Jianfeng He, Fang Fang, Yueshun He, Bin Tang. (2013) Journal of Harbin Institute of Technology. 20(2),27-32.
- [6] Wending Ma, Jiafang Shan, Handong Xu, Huaichuan Hu, Mao Wang, Zege Wu. (2014)Power Control and Data Acquisition System for High Power Microwave Test Bench. Plasma Science and Technology. 16(4),415-419.